***DSD LAB 1***

*Explore Xilinx Vivado Design Suite for configuring FPGAs using Verilog HDL*

***AND GATE***



